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For nanoscale electrical characterization and device fabrication it is often desirable to fabricate
planar metal electrodes separated by large aspect ratio gaps with interelectrode distances well below
100 nm. We demonstrate a self-aligned process to accomplish this goal using a thin Cr film as a
sacrificial etch layer. The resulting gaps can be as small as 10 nm and have aspect ratios exceeding
1000, with excellent interelectrode isolation. Such Ti/Au electrodes are demonstrated on Si sub-
strates and are used to examine a voltage-driven transition in magnetite nanostructures. This shows
the utility of this fabrication approach even with relatively reactive substrates.
PACS numbers: 81.07.-b,81.16.-c,85.35.-p
There is much interest in the electronic characteriza-
tion of nanoscale materials and the creation of working
molecular-based devices [1]. Both goals demand the fab-
rication of metallic electrodes separated by a distance
comparable with the targeted length, i.e. a few nanome-
ters. Much recent progress has been made in nanogap
fabrication, and several techniques were proposed, in-
cluding electromigration [2, 3, 4], electrodeposition [5, 6],
mechanically controlled break junctions [7], advanced e-
beam lithography methods [8, 9, 10, 11, 12], on-wire
lithography [13], etc. Interelectrode distances down to
1-2 nm may be achieved [4, 6, 9] by some of these meth-
ods, though without much control of gap aspect ratio.
A significant challenge is fabricating two electrodes
separated by a nanometer gap running parallel over a
macroscopic width (high-aspect-ratio (HAR) nanogaps).
HAR nanogap fabrication has been demonstrated based
on a selective etching of cleaved GaAs/AlGaAs het-
erostructures [14, 15]. However, this method requires
particular substrates and allows only restricted gap ge-
ometries. A much simpler technique was proposed re-
cently [16] with potentially no limitations on the width of
the gap. Two separate lithographic patterning steps are
used to define first and second electrodes, while the inter-
electrode separation is controlled by the oxidation of an
Al sacrificial layer deposited upon the first electrode. The
native aluminum oxide layer, Al2O3, overhangs the un-
derlying metal and serves as a mask during the deposition
of the second electrode. This layer must be removed af-
terwards, but since Al2O3, corundum, is one of the most
chemically inert materials [17], removal by direct chemi-
cal etching is very difficult. In a refinement, the authors
deposited an additional sacrificial layer of SiO2 and sub-
sequently used etchant for SiO2 to remove the SiO2 and
Al/Al2O3 layers [16]. The use of SiO2 etchant greatly
limits the use of this approach in conjunction with con-
ventional silicon electronics. While this method poten-
tially allows fabrication of HAR nanogaps, the reported
aspect ratios are less than 10 [16].
In this letter we report a highly reproducible and flex-
ible method for nanometer-sized (10-20 nm) gap fabri-
cation with aspect ratios exceeding 1000. Modifying the
original method [16] by replacing the Al layer with Cr
results in a significantly more flexible process. A recipe
is presented for effectively unlimited aspect ratios with
nearly 100% yield. Fabricated nanogap devices were used
for nanoscale electrical characterization of magnetite thin
films. A characteristic conductance phenomenon related
to magnetite thin films[18] was observed indicating that
electronic transport is dominated by the nanometer re-
gion between electrodes and there are no cross-gap shorts
along gaps tens of µm wide. These nanogaps allow stud-
ies of this conductance switching at voltages lower than
those required in magnetite devices made with standard
lithography.
Electrode fabrication consists of three main steps out-
lined in Fig. 1. Starting substrates were either silicon
wafers with 200 nm thermally grown SiO2 layer, or 40-
60 nm thick magnetite films on MgO substrates [19].
Poly-(methylmethacrylate) (2% in chlorobenzene) was
spin-coated at 3000 rpm on the wafers to form a 500 nm
resist layer, followed by baking at 180 ◦C for 2 min. Con-
ventional electron beam lithography (JEOL 6500, 30kV)
was used to define the first electrode. After e-beam expo-
sure the pattern was developed in a 1:3 volume mixture of
methyl-isobutyl-ketone (MIBK) and isopropanol (IPA) at
room temperature (RT). Metallization via electron beam
evaporation of 1 nm Ti (adhesion layer), 15 nm Au and
10-45 nm Cr layers followed, with subsequent lift-off in
acetone to complete the first electrode (Fig. 1a).
Exposure to ambient conditions results in an oxide
layer (CrxOy) (Fig. 1b) that overhangs the edges of the
first Ti/Au electrode. A second Ti/Au electrode is then
fabricated by e-beam lithography with only rough mi-
crometer alignment of the second electrode relative to the
first one. During the deposition of the second electrode
1 nm Ti (0.1 nm/sec) and 15 nm Au (0.2 nm/sec) lay-
ers, the CrxOy oxide on top of the first Ti/Au electrode
2FIG. 1: Schematic of the fabrication process (not to scale) (a)
First electrode fabrication and deposition 1 nm Ti, 15 nm Au
and 25 nm Cr layers. (b) Oxidation of Cr layer in ambient
conditions giving an oxide layer a few nm thick (c) Second
electrode patterning and deposition, with chromium oxide
acting as a mask. (d) Etching away Cr/CrxOy and overly-
ing second-step Ti and Au layers.
protects an few-nm-wide strip of substrate around the
first Ti/Au electrode (Fig. 1c). The suggested “double
pad” geometry of the second-step electrode (Fig. 1c) si-
multaneously produces two addressable gaps in one step.
Varying the source-sample distance (30-45 cm) and de-
position rates (0.1-0.2 nm/s) had no effect on the results.
Finally the wafer was placed into chromium etchant so-
lution (CR-7, Cyantek) at room temperature for 1.5 min.
to remove the Cr/CrxOy layer and overlying second-step
Ti and Au layers on top of the first-step electrode. As a
result two pairs of electrodes are produced, each pair sep-
arated by a nanogap defined by the thickness of CrxOy
layer (Fig. 1d). For fixed Cr thickness, the aspect ratio of
the gap is set by the width of the second-step electrode
and can be varied over a large range; devices with 10-
20 nm gaps 10-20 µm wide were successfully fabricated.
The overall yield of the process (unshorted devices) is
limited by the etching yield, and approaches nearly 100%
when Cr layer thickness is optimized.
Representative scanning electron micrographs of such
electrodes on a Si/SiO2 wafer and Fe3O4 film on MgO
substrate are shown on Fig. 2 and Fig. 4 inset, respec-
tively. The gap separation is 10-20 nm for electrodes on
Si/SiO2 wafer and ∼20 nm for the magnetite film. This
separation (10-20 nm) is much larger than the expected
thickness of native amorphous CrxOy formed at ambient
conditions (∼2 nm [20]). Increasing the thickness of the
Cr layer leads to wider gaps (Fig. 3), also inconsistent
with the formation of only native oxide.
FIG. 2: Scanning electron microscopy image of two gold elec-
trodes on Si/SiO2 wafer separated by 10-20 nm gap running
along 20 µm (rotated by 45 deg.). The inset shows high mag-
nification SEM image of a small fraction of the nanogap.
While the precise mechanism is still under investiga-
tion, two factors likely contribute to this dependence
on Cr thickness. First, partial thermal oxidation of the
Cr layer may increase the oxide thickness, since during
the fabrication procedure the chromium layer undergoes
two heating processes: an elevated temperature in the
evaporator chamber during the evaporation process, and
PMMA baking for second step lithography (180 ◦C, 2
min). Thermal oxide growth of CrxOy primarily takes
place through outward cation diffusion; thus new oxide
forms mainly on top of the existing scale[21], increasing
the resulting oxide layer overhang and gap size. Second,
internal stresses generated within the (primarily) Cr layer
due to inward diffusion of oxygen[22] may lead to elastic
deformation of the underlying Cr. Shear stresses at the
Cr/CrxOy interface would produce a deformation of the
Cr layer that would favor increased gap size and would
increase with Cr layer thickness, as observed in the ex-
periment (Fig. 3). Complete oxidation of the Cr layer
is unlikely, since significant oxidation of Cr typically re-
quires temperatures exceeding 300 ◦C[23].
Significantly decreasing the thickness of the Cr layer
to achieve narrow gaps increases the threat of accidental
connections bridging the gap. An image of the gap pro-
duced by means of a 15-20 nm thick sacrificial Cr layer
shows that the gap size is well below 10 nm (Fig. 3 inset),
but the electrodes are not completely separated from each
other with some minor connections being clearly observed
in larger images. The gap edge of the second-deposition
electrodes tends to be more rough than that of the first-
deposition electrodes because of the morphology[20] of
the CrxOy film.
The thickness of the Cr layer also appears to be criti-
cal in the etching process; when the Cr layer thickness is
below 10 nm, the wet etching consistently resulted in the
3FIG. 3: Dependence of the gap size on the thickness of de-
posited Cr layer. Each point represents an average over 16
devices fabricated under the same conditions. Insets show
SEM images of produced gaps for 20 nm- (top) and 45 nm-
thick (bottom) Cr layer.
overlying second-deposition Ti and Au layer fragments
landing on the gap, shorting the two electrodes. Pre-
sumably, the etching rate of chromium layer is so rapid
that the overlying Ti/Au layer sticks to the first elec-
trode before it can be washed away. Thus, the optimum
thickness of the Cr layer is 25 nm to assure the reliable
formation of narrowest but at the same unshorted gaps
(Figs. 3, 2).
Electrodes produced with this technique on Si/SiO2
wafers were electrically tested for shorting at room tem-
perature (300K). Upon voltage sweeps from 0 V to 0.1 V
more than 90% of devices showed currents below the mea-
surable limit (pA), indicating an interelectrode resistance
exceeding tens of GΩ. This proves complete isolation of
the two electrodes without any connections or gap irreg-
ularities narrow enough (∼ 1-2 nm) to allow tunneling.
We apply this fabrication process to examine the elec-
tronic properties of thin (40-60 nm) single-crystal mag-
netite films grown on MgO substrates [19]. Magnetite
undergoes a first-order phase transition when cooled
through ∼122 K, known as the Verwey temperature, TV,
with a structural deformation accompanied by a drastic
decrease in electrical conductivity [24]. Above TV mag-
netite behaves as a “bad metal” whereas below TV insu-
lating behavior is observed. In recent nanoscale transport
experiments, magnetite nanostructures (both nanocrys-
tals and single-crystal thin films with lithographically de-
fined electrodes) were shown to exhibit a sharp, voltage-
driven transition in their electrical conduction at tem-
peratures below TV [18]. At a given temperature the
transition voltage is observed to decrease with decreas-
ing interelectrode gap size; thus HAR nanogaps are ideal
structures for examining this transition.
As a representative example, Fig. 4 shows current-
voltage characteristics of 50nm-thick film at different
FIG. 4: Current-voltage characteristics at different tempera-
tures for a device produced on 50 nm magnetite film. Arrows
indicate the direction of voltage sweeping. Inset shows SEM
images of the electrodes and gaps on magnetite film.
temperatures. Sharp conduction transitions hysteretic
in voltage below 120 K are evident. Upon approaching a
temperature-dependent switch-ON voltage, the conduc-
tance (current) jumps 1-2 orders of magnitude, nearly
approaching the conductance of the high-temperature
“metallic” state of magnetite. The switching voltages in-
crease as temperature decreases while conductance after
the transition remains essentially the same. The devices
enabled by the HAR fabrication technique allow us to
achieve the necessary electric field strengths for switching
at relatively modest voltages (below 1V at 110K (Fig. 4),
reducing the risk of sample damage and heating. The
HAR nanogaps lead to uniform electric fields across the
channel.
Fabrication of magnetite devices with the required
small gap spacings via the Cr HAR method has been
much more reliable and consistent than attempts to do
so using two-step e-beam lithography. Furthermore, the
survival of the relatively sensitive Fe3O4 film during this
process shows the chemical selectivity and versatility of
the Cr-based technique. In addition to Ti/Au metalliza-
tion our technique was successfully applied to fabricate
Pt, Al, Fe and Ti electrodes on Si/SiO2 wafers. The HAR
closely-spaced electrodes enabled by this approach should
find broad applicability in nanoscale electronic measure-
ments.
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